No. of Printed Pages: 2

## SARDAR PATEL UNIVERSITY

M. Sc. I. T. (Integrated) Examination, 2<sup>nd</sup> Semester Wednesday, 13<sup>th</sup> April, 2016 PS02EIIT01: Digital Electronics

Time	: 10:3	30 AM to 12:30 PM		Total Marks: 70		
Note:	Ansv	wer of all the questions (includ	ding Mu	ıltiple Choice Questions) should be		
	writt	en in the provided answer boo	ok only			
Q:1	Give	answers of following Multip	ple Cho	oice Questions [10]		
[01]	De M	De Morgan's first theorem says that a NOR gate is equivalent to a				
	(A) (C)		(B) (D)	bubbled NOR AND bubbled		
[02]	A combinational circuit that performs the arithmetic addition of two bits is called					
	٠,	Full Adder Binary Adder	, ,	Half Adder Decoder		
[03]	Half adder consists of and Gates					
	, ,	XNOR, AND XOR, AND	• /	XNOR, OR XOR, OR		
[04]	A 4 – to – 1 line multiplexer requires data select line.					
	(A) (C)		(B) (D)	2 4		
[05]	Which device has many input and one output?					
		Flip – Flop De-Multiplexer	(B) (D)	•		
[06]	In Comparator, gate is use for comparing bits in word.					
	(A) (C)	XOR NOR	(B) (D)	AND XNOR		
[07]	In k-map, quad eliminates variable.					
	(A) (C)	One Three	(B) (D)	Two Four		
[08]	The 4-variable Karnaugh Map (K-Map) has rows and columns					
		2, 2 4, 2	, ,	4, 4 2, 4		
[09]	Which of the following is Universal flip-flop?					
	(A) (C)	JK flip-flop Master slave flip-flop	(B) (D)	RS flip-flop D flip-flop		
[10]	Shift	t register move the stored bits		_ or		
	(A) (C)	Left or right Right or right	(B) (D)	Left or left Up or down		

Q:2	Ansv	[20]					
	[01]	Explain De Morgan first theorem.					
	[02] Describe binary adder in short.						
	[03] Draw the circuit of encoder.						
	[04] Draw the circuit of Seven Segment Decoder.						
	[05] Draw the circuit of 4x1 line multiplexer.						
	[06]	Draw the circuit of 4x1 line de-multiplexer.					
	[07] Define Karnaugh map in detail.						
	[08] Explain K-Map for 2 variable with example.						
	[09] Describe octet in k-map						
	[10]	Draw circuit diagram of D flip-flop					
	[11]	Define flip-flop.					
	[12]	Explain shift left register in brief.					
Q:3	[A]	Explain half adder in detail.	[05]				
	[B]	Explain 8x3 line encoder in detail.	[05]				
	<u>OR</u>						
Q:3	[C]	Explain binary adder-subtractor in detail.	[05]				
	[D]	Explain 3x8 line decoder in detail.	[05]				
Q:4	[A]	Explain 8x1 line multiplexer with circuit in detail.	[05]				
	[ <b>B</b> ]	Write a short note on Comparator with circuit diagram.	[05]				
	<u>OR</u>						
Q:4	[C]	Explain 8x1 line de-multiplexer with circuit in detail.	[05]				
	[D]	Write a short note on Nibble Multiplexer with circuit.	[05]				
<b>Q</b> :5	[A]	What is k-map? Explain pair and quad with example.	[05]				
_	[B]	Simplify this using k-map $F(A,B,C,D)=\sum (1,3,5,6,8,11,15)$					
[B] Simplify this using k-map $F(A,B,C,D)=\sum (1,3,5,6,8,11,15)$ [05]  OR							
Q:5	[C]	Write a short note on Don't Care Condition.	[05]				
•	[D]	Simplify this using k-map $F(A,B,C,D) = \sum (1,2,5,6,8,12,14)$	[05]				
	í – 1	Z (1,2,0,0,0,12,11)	[00]				
Q:6	[A]	Explain RS flip-flop in detail.	[05]				
	[B]	Explain controlled buffer register in detail.	[05]				
	<u>OR</u>						
Q:6	[C]	Explain JK flip-flop in detail.	[05]				
	[D]	Explain ring counters in detail.	[05]				
		1	[00]				

